With the GiveDirect
credit card processing service, no fees are taken on your Visa or Mastercard
donation. We receive 100% of your gift. A low fee of 2.85% is deducted from
American Express donations.
So give with
confidence to GiveDirect,
disABLEDperson Inc. is looking for Corporate Sponsors, would you like to be one and support the disability community? If so, please contact us at 760-420-1269. Click here for suggested rates!
Community for the disABLED
|
|
OPEN REQUISITIONSSAN DIEGO AREA May 1, 2008
EXTERNAL CANDIDATES: Please visit our website to complete a profile or to apply for any of these openings: http://jobs.qualcomm.com **QUALCOMM is an Equal Opportunity Employer. **
Business DevelopmentJob Area: Business Development Req #: N1794152 Job Title: Manager, Business Development Location: California - San Diego Post Date: 3/26/2008 1:17:40 PM Regular/Temp: R # Positions: 1
Education: Bachelor's degree in Electrical Engineering required. MBA and JD strongly preferred. Focus on intellectual property law preferred.
Role: The candidate will participate in a cross functional team as the intellectual property business development manager. This role requires the candidate to identify, evaluate and execute opportunities to acquire intellectual property in support of the strategic plan. Lead the entire business development process and champion cross-functional teams to bring them to closure.
Essential Functions
Identify and evaluate potential new business opportunities to acquire intellectual property.
Makes recommendations to management regarding opportunities and document potential risks and rewards. Lead small to mid size cross-functional teams or assist in larger projects within the company to develop and close targeted business transactions, including, but not limited to valuation, legal review, licensing, manufacturing, marketing, R&D, etc.
Support negotiation of terms and conditions of selected business transactions to ensure the company maximizes return.
Work with product management teams to lead processes for identifying and evaluating required intellectual property driving external business development opportunities.
Excellent communication skills, including writing, articulating, listening, and questioning skills required. Ability to effectively interface with all levels inside and outside the company, including senior management required.
Knows the fundamental concepts of intellectual property, patents and contract law.
Skills: Requires a minimum of five years of relevant experience, including engineering, IP analysis, business development, negotiation of license agreements and market research.
Demonstrated proficiency with computer applications, including word processing, spreadsheet, and slide presentations required. Proven project management experience preferred.
Job Area: Business Development Req #: N1794992 Job Title: Technical Marketing Manager - MediaFLO Technologies Location: California - San Diego Post Date: 4/22/2008 4:20:20 PM Regular/Temp: R # Positions: 1
Education: Bachelor's/Master's degree in Electrical Engineering required. MBA a plus.
$
Role: Based in San Diego, the successful candidate will: - Provide technical marketing support for Qualcomm's MediaFLO efforts with Media Companies, OEMs, regulators and local government entities - Provide technical expertise for Business Development and create strategies to increase MediaFLO's products and services adoption - Assist MediaFLO product management team in collecting customer product/feature commercialization requirements - Develop customer facing pre-sales materials - Provide technical presentations at industry events, seminars and conferences
Skills: 9 or more years of experience in technology marketing or product management
- Solid understanding of MediaFLO Air Interface and other wireless broadcast air interfaces such as DVB-T & H, DAB, and ISDB-T
- Good understanding of other relevant wireless air interfaces: 3G UMTS, HSDPA, and GSM/GPRS/EDGE
- Good system level knowledge of end-to-end MediaFLO solution building blocks: terminals & phones, OSs, UI/EPG, DRM, service layer, broadcast networks, and backend equipment - Internal reporting & coordination, close cooperation with MediaFLO business development, product management, project management, and engineering functions - A good understanding of consumer demands & requirements of mobile Broadcast & emerging converged 3G/broadcast services - A good understanding of wireless 2G/3G industry is a plus
Job Area: Business Development Req #: N1797292 Job Title: Mgr, Business Development -- Competitive Intelligence Location: California - San Diego Post Date: 3/24/2008 1:47:06 PM Regular/Temp: R # Positions: 1
Education: Bachelor's degree required. MBA (top 20) and Master's degree in Electrical Engineering preferred.
$
Role: Perform competitive analysis and environment assessment for mobile connectivity solutions as part of the overall strategy development at QCT. Monitor and provide in-depth strategic understanding of QCT's competitors and the competitive environment in which they operate. Develop holistic and predictive analysis and assess the impact of competitive forces within mobile value chain (chipset suppliers, handset manufacturers, mobile operators, software vendors, etc.) to conclude relevant strategies and implications for QCT.
- Responsible for knowledge and understanding of competitor products and trends at the IC, product, company and industry levels. Ability to analyze competitive landscape both quantitatively as well as qualitatively across both technical and business dimensions including industry value chain analysis. Technology areas covered include multiple mobile connectivity technologies including WiFi, Bluetooth, UWB, NFC, WiMAX and others.
- Develop and maintain BOM cost models to estimate cost and ASP figures for competitive platforms and use this as input into both the competitive strategy process and to various product groups to assist in pricing models
- Participate in strategy and roadmap discussions to provide competitive input, and view of long-term technology trends. Work within competitive intelligence team to determine various devices to be torn down for competitive analysis and benchmarking.
- Develop and deliver presentations on project work in both written and verbal forms to various Business and Engineering teams to help drive strategic and technical decisions.
- Establish and maintain technical connectivity chipset databases for tracking latest competitive developments
Skills: Industry and Technical Experience: Strong understanding of semiconductor markets and industry dynamics strongly preferred. Mobile and wireless industry technology and product experience in connectivity areas (WiFi, Bluetooth, GPS) a definite plus. Strategy consulting and/or investment banking background highly valued.
- Strategic and Analytic Skills: The ideal candidate will have demonstrated superb analytical skills and the ability to think out-of-the-box to develop innovative strategies that have delivered superior value to the corporation while operating in an extremely dynamic and highly competitive market. This will include familiarity with the 'took kit' of competitive strategy such as various framework, market research, forecasting, financial modeling, what/if scenarios, etc.
- Technical Acumen: The ideal candidate is conversant in the technical underpinnings of the connectivity industry, be familiar w/ the IEEE 802.11 and Bluetooth SIG standards families, related industry structure and competitive dynamics, and the specific capabilities and strategies of key players. Project Management Skills: Superior project management skills with the ability to think strategically and work tactically. This individual must have a 'can-do' attitude and be comfortable with multi-tasking and handling conflicting priorities. Communication Skills: He/She should be assertive and able to drive initiatives and act as a process champion in the organization. Also must be at ease interfacing with engineering, product marketing and finance teams to develop a detailed knowledge of existing and emerging products and technologies of interest.
- Business Acumen: Possessing a solid business background, this person will be adept at business analytics and will also demonstrate a sound intuitive feel for business. Comfortable at putting forth hypotheses and making decisions based on incomplete data set. He/she will have the proven ability to apply these skills in a complex, dynamic, technology-based industry. Intellectually honest.
- Natural self starter, self-motivated, independent and resourceful problem solver. He/She is a hard worker who is willing to go the extra mile to 'get things done.
- Outstanding oral and written communication skills capable of presenting persuasively to all levels of the organization in an articulate and succinct manner. Active listening ability.
- The candidate is a mature person able to establish relationships to build credibility and influence at all levels of the organization in appropriate manners. Self confident but not arrogant.
Job Area: Business Development Req #: N1763150 Job Title: Senior Director Content Licensing Location: California - San Diego Post Date: 4/14/2008 12:04:24 PM Regular/Temp: R # Positions: 1
Education: Bachelor's degree in Business Administration or equivalent experience required. Master's degree in Business Administration or equivalent experience preferred.
$
Role: This position is responsible for establishing and maintaining MediaFLO's presence and building MediaFLO's relationship with the content community on the west coast and cost effectively securing the license and distribution rights to content for MediaFLO. This position is responsible for managing the relationships and negotiating the licenses for top tier content suppliers. This individual frequently interfaces with senior management and is expected to keep headquarters management aware of developments, reporting on a regular basis.
Manage the day to day relationships with content providers. Negotiate and sign content license agreements, monitor the performance against those agreements, and develop strategies for managing the relationships consistent with the business goals.
Skills: . 10 plus years experience negotiating and licensing programming . 5 plus years licensing digital or new media distribution platforms . 3 to 5 years licensing sports programming . Exceptional negotiation skills . Creative approach to deal structures . Great attention to detail and highly organized . Ability to juggle many complex deals at the same time . Strong financial skills . Relationships for influence in the content business . Strong understanding of the content landscape . Extensive experience in the content licensing business . Experience planning and working within expense and revenue budgets . Manage over $100M in projected license fees . Must work well under deadline pressure . Excellent reading, writing, presentation, and communication skills. . Clear understanding of the MediaFLO aggregator business model . Working knowledge of Microsoft office products. . B.S. degree required, MBA or J.D. preferred
Job Area: Business Development Req #: G1764550 Job Title: Director, Strategy Location: California - San Diego Post Date: 2/27/2008 12:43:52 PM Regular/Temp: R # Positions: 1
Education: Top-tier MBA. BSEE undergrad degree preferred.
$
Role: A highly visible and rewarding role in the strategy team of Qualcomm's wireless chipset business (QCT). Working in cross-functional teams, this person will analyze opportunities and help formulate strategies for participation in the convergent markets of communication, IT, media, and consumer electronics.
Skills: 10+ years of professional experience, including roles in management consulting or strategic planning in industry.
Superb analytical skills with a sound intuitive feel for business, and ability to work in a complex, dynamic, technology-based industry. Demonstrated ability to evaluate emerging business opportunities with an integrated view of technical, market, and business factors. Ability to think out-of-the-box to develop innovative strategies. Excellent communication skills. Mature and self confident team player and team builder. Self-motivated and resourceful problem solver.
Job Area: Business Development Req #: N1784728 Job Title: Sr. Business Development Analyst -- Competitive Intelligence Location: California - San Diego Post Date: 2/11/2008 3:28:11 PM Regular/Temp: R # Positions: 1
Education: Bachelor's degree required. MBA (top 20) preferred.
Role: Perform competitive environment assessment and involve in strategy development for QCT. Monitor and provide in-depth strategic understanding of QCT's competitors and the competitive environment in which they operate. Develop holistic and predictive analysis and assess the impact of competitive forces within mobile value chain (chipset suppliers, handset manufacturers, mobile operators, software vendors, etc.) to draw relevant implications for QCT.
- Responsible for knowledge and understanding of competitor products and trends at the IC, product, company and industry levels. Ability to analyze competitive landscape both quantitatively as well as qualitatively across both technical and business dimensions.
- Create and maintain Bill of Material (BOM) cost and Wholesale Average Selling Price (ASP) analyses for QCT based consumer electronics devices including cellular handsets, laptop data modem cards, personal media devices, etc. Maintain/forecast industry component price trends for major handset cost drivers including memory subsystems, LCDs, power management ICs, RF subsystems and baseband processors. Provide analysis on below the BOM cost drivers (NRE, conversion costs, warranty, E&O, etc).
- Participate in strategy and roadmap discussions to provide competitive input, and view of long-term technology trends. Work within competitive intelligence team to determine phones for teardown, and procure phones.
- Develop and deliver presentations on project work in both written and verbal forms to Executive, Business and Engineering teams to help drive strategic, technical decisions.
- Establish and maintain technical handset and component databases for tracking latest competitive developments
Skills: - Industry Experience: Strong understanding of semiconductor markets and industry dynamics strongly preferred but not required. Mobile industry experience (top semiconductor company, major CE OEM, operators, software vendors) a definite plus. Strategy consulting and/or investment banking background highly valued.
- Strategic and Analytic Skills: The ideal candidate will have demonstrated superb analytical skills and the ability to think out-of-the-box to develop innovative strategies that have delivered superior value to the corporation while operating in an extremely dynamic and highly competitive market. This will include familiarity with the 'took kit' of competitive strategy such as various framework, market research, forecasting, financial modeling, what/if scenarios, etc.
- Project Management Skills: Superior project management skills with the ability to think strategically and work tactically. This individual must have a 'can-do' attitude and be comfortable with multi-tasking and handling conflicting priorities. He/She should be assertive and able to drive initiatives and act as a process champion in the organization.
- Business Acumen: Possessing a solid business background, this person will be adept at business analytics and will also assess a sound intuitive feel for business. Comfortable at putting forth hypotheses and making decisions based on incomplete data set. He/she will have the proven ability to apply these skills in a complex, dynamic, technology-based industry. Intellectually honest.
- Technical Acumen: This person does not need to be a technical expert, but he/she will have demonstrated the ability to evaluate emerging technology-based business opportunities with an integrated view of a technical, market, and business factors. He/She will have a strong interest in, and a track record of capitalizing on, the converging high tech areas of communication, information systems, entertainment, and computing. The ideal candidate is conversant in the technical underpinnings of the industry, the industry structure and competitive dynamics, and the specific capabilities and strategies of key industry players
- Global Perspective: This person will have demonstrated an understanding of competitive dynamics in a global environment affecting the technology industry.
- Natural self starter, self-motivated, independent and resourceful problem solver. He/She is a hard worker who is willing to go the extra mile to 'get things done.
- Outstanding oral and written communication skills capable of presenting persuasively to all levels of the organization in an articulate and succinct manner. Active listening ability.
- The candidate is a mature person able to establish relationships to build credibility and influence at all levels of the organization in appropriate manners. Self confident but not arrogant.
Job Area: Business Development Req #: N1785694 Job Title: Staff Mgr, Business Development - Advanced Technologies Location: California - San Diego Post Date: 4/10/2008 3:50:41 PM Regular/Temp: R # Positions: 1
Education: Master's degree in Business Administration required, Master's degree in Engineering preferred.
Role: This is a hands-on leadership role in driving Advanced Technologies business development efforts. The candidate will work with the management team and engineering in developing, vetting, and presenting product and business concepts to senior management for approvals. Key tasks include: * Drive the idea generating process to identify, conceptualize, and define bleeding edge product and service concepts. * Work with new project proposals to help project teams with business analysis, market research, prototype requirements, business plan development and general business development. * Develop internal and external relationships as required for success of projects, including exploring 3rd-party partnerships to complement internal capabilities. * Coordination with internal groups within the company working on related efforts, including corporate R&D programs and Qualcomm ventures. * University coordination and research liaison
Skills: * Minimum ten years experience with wireless industry, specifically as business development or product manager. * Demonstrated ability to evaluate emerging business opportunities with an integrated view of technical, market, and business factors. * Demonstrated ability to take an idea from conceptual stage to a prototype or product. * Ability to work in a complex, dynamic, technology-based industry. * Solid business analytical skills combined with a good technical background and an interest in emerging technologies. * Self-starter and being self-sufficient are key; must be able to make progress with minimal input and supervision. * Ability to work well in a team. * Accomplish deliverables in an unstructured work environment. * Strong communication skills. * Motivated and a resourceful problem solver.
Job Area: Business Development Req #: N1787278 Job Title: Director, Business Development (Corporate Research and Development) Location: California - San Diego Post Date: 3/12/2008 10:47:31 AM Regular/Temp: R # Positions: 1
Education: Bachelor's degree in Electrical Engineering required. Master's degree in Business Administration preferred.
Role: Help drive the CRD's business development efforts.
Key tasks include: Business Development for CR&D projects - Work with new and existing projects and team to develop business strategy, analysis and goals. - Development of Business Case for projects - Develop outside relationships as required for success of programs - Coordination with internal QUALCOMM groups working on related efforts CR&D business interests - Other Business Development efforts as needed
Strategy - Assist in project prioritization
Help Communicate CR&D role and interface with different business units - Maintain CR&D presentations - Provide CR&D overviews to interested parties
Skills: Candidate should have minimum ten years of wireless industry business and technology experience. Familiarity with operators, vendors and experience of carrier business models is also required. Analytical skills with a sound feel for business combined with strong technical skills and ability to work in a complex, dynamic, technology-based industry. Demonstrated ability to evaluate emerging business opportunities with an integrated view of technical, market, and business factors. Ability to work well in a team. Accomplish deliverables in an unstructured work environment. Strong communication skills. Motivated and resourceful problem solver
Engineering - HardwareJob Area: Engineering - Hardware Req #: G1803912 Job Title: ASIC Design Engineer - Memory Controller Location: California - San Diego Post Date: 3/31/2008 11:37:36 AM Regular/Temp: R # Positions: 1
Education: Master's Degree in Electrical Engineering preferred
Role: The MSM and CSM design group in QCT is seeking experienced Digital Design Engineers for its San Diego site. The work will expose the designer to a large number of wireless standards, including: 1x CDMA, UMTS, GSM, GPRS, EDGE, 802.11, BT, OFDM, UWB, and others. Additionally, many of our products integrate exciting multi media features, such as H.263, H.264, MPEG, 2D/3D graphics, TV encoding technologies, and digital camera technologies. Low power micro-architecture design techniques are key design point features of these chips. Elegance and efficient verification are valued design techniques. High quality and low cost are all key design points for our products. Leading edge process technologies such as 65nm and 45nm are in design with 65nm products already in production.
The candidate will be expected to work in a small team of engineers to the end goal of delivering this into high volume products. Tasks such as configuration of IP cores, design of interface logic, timing constraint development, synthesis support, floorplanning support, and verification at the unit and SOC level are all areas of execution that the candidate will be expected to contribute too. The candidate will also have opportunities to help with Silicon level planning, bringup, and verification of functionality.
Skills: Experience in the development and integration of AHB/AXI bus components, DDR memory controllers, Cache Architectures and Cache controller designs into SOC designs. A list of these technologies include: SDRAM, LPDDR, DDR2, DDR3, NAND and other commercially available memories. Experience with some or all of these is required.
Knowledge of ASIC design including architecture, verification of integrated system, RTL, synthesis, and timing closure. Specific experience with Synopsys DC/PC, Vera, Spyglass, PTSI, Blast, Verilog and VHDL tools/languages are all pluses.
A minimum of 3 years experience. C programming, ARM architecture, Lab test equipment, Signal integrity.
Job Area: Engineering - Hardware Req #: E1804193 Job Title: Senior FPGA & ASIC Verification Engineer - MediaFLO Technologies Location: California - San Diego Post Date: 4/24/2008 3:33:36 PM Regular/Temp: R # Positions: 1
Education: Bachelor's/Master's degree in Electrical Engineering/Computer Engineering required.
$
Role: IC Verification Engineer responsible for designing and developing verification environment components; writing, executing and debugging tests from test plans or functional specifications. Verification components to be developed include bus functional models/transactors/bus interface models, data transaction and scenario generators, bus monitors, checkers and coverage models.
Skills: Minimum of 5 years relevant industry experience is required.
Qualified candidates must possess knowledge of design for verification methodologies. They are expected to be able to apply such techniques as assertions, directed random test generation and coverage. ASIC verification experience should include use of modern verification techniques, tools and languages. Must be skilled in Vera, C++/OOP and have a strong background in data structures and algorithms. ASIC design experience using Verilog/VHDL is highly desirable. Must have excellent interpersonal skills and a proven ability to work in a fast-paced environment. 2+ years of hands-on ASIC verification experience is required.
Minimum of 5 years relevant industry experience is required.
Job Area: Engineering - Hardware Req #: E1804195 Job Title: Senior FPGA & ASIC Design Engineer - MediaFLO Technologies Location: California - San Diego Post Date: 4/24/2008 2:15:36 PM Regular/Temp: R # Positions: 1
Education: Bachelor's/Master's degree in Electrical Engineering/Computer Engineering required.
$
Role: FPGA & ASIC Design Engineer for design, prototyping and integration of complex digital wireless modem ASICs. Responsibilities include working closely with System Engineers and other Design Engineers on the interface and performance specifications for hardware blocks, implementation of these blocks, FPGA prototyping, design, verification and lab integration and test.
Skills: Minimum of 5 years relevant industry experience is required.
Qualified candidates must possess solid digital design knowledge including high speed and synchronous design. Good experience in hardware descriptive languages Verilog/VHDL for design entry, industry standard simulation and synthesis tools, FPGA implementation and lab debug/integration. Must have excellent interpersonal and teamwork skills and ability to work effectively in a fast-paced environment.
Job Area: Engineering - Hardware Req #: G1805412 Job Title: Senior Engineer - System Board Level Design Location: California - San Diego Post Date: 4/16/2008 9:17:46 AM Regular/Temp: R # Positions: 1
Education: Required: Bachelor's, Electrical Engineering Preferred: Master's, Electrical Engineering
$
Role: QUALCOMM CDMA Technologies (QCT) is the largest provider of 3G chipset and software technology in the world, with chipsets shipped to more than 50 customers and powering the majority of all 3G devices commercially available. QCT partners with nearly 60 3G network operators around the globe and has the largest CDMA engineering team in the wireless industry.
QCT provides complete chipset solutions and integrated applications from the Launchpad? suite of advanced technologies. Our integrated solutions offer device manufacturers reduced bill-of-materials costs, time-to-market, and development time. Mobile handsets powered by QCT chipsets can offer more features while maintaining a smaller, sleeker form-factor and benefiting from reduced power demands.
QCT values collaboration with its customers and partners and works closely with them to enable their success. We offer a wide range of tools to support the device development process, and develop new technologies based on the needs and demands of the wireless market. Devices for all market segments can now include features enabled by 3G wireless technology, in demand by a growing and increasingly sophisticated wireless community. Analysis of Product Requirements and development of architectural specifications
A system board designer is needed for SoC development, evaluation, and reference design boards for wireless connectivity technologies including Bluetooth, WLAN, FM and others.
Responsibilities will include ownership of the entire process from concept to production with sole responsibility for design and checkout. Individual will oversee layout, fabrication, assembly, and manufacturing test.
Skills: At least 5 years of experience with system board design and development involving digital, analog, and RF circuits required. Experience with bench level electrical measurements of RF and analog ICs is required. Experience with FPGA and CPLD designs a plus. Individual must be organized and proficient in documentation. Position requires good communication and interaction with multiple engineering, applications, and operations functions.
Job Area: Engineering - Hardware Req #: G1806274 Job Title: PWB Layout Designer (All levels) Location: California - San Diego Post Date: 4/9/2008 10:27:28 AM Regular/Temp: R # Positions: 1
Education: Bachelor's, Electrical Engineering required Master's, Electrical Engineering preferred
Role: QUALCOMM CDMA Technologies (QCT) is the world leader in supplying integrated circuit solutions for cellular wireless standards and is the number one fabless semiconductor company in the world. The key to QCT's success is the ability to deliver to our customers complete optimized wireless platforms incorporating protocol, hardware, software and support, with high quality, on schedule. The RF/Analog organization within QCT develops all RF, mixed-signal, and analog ICs for these complete wireless platforms.
In order to drive our next phase of growth in cellular, wireless peripherals and 4G, we are expanding our RF/Analog Product Development and Test Engineering group.
The RF/Analog Product Development and Test Engineering group develops test solutions for design verification of highly integrated RF receivers/transmitters/transceivers, power management, analog and mixed signal ASICs designed by QCT. This group has an opening for a PWB Layout position. Job responsibilities for this position include design, layout, and debug of test interface hardware for both bench top evaluation and high volume ATE production. This would involve route studies, stack-up evaluations, signal integrity analysis and general optimization of complex RF/Analog and Mixed Signal devices.
Skills: . Understanding of electrical engineering concepts, digital and analog circuit design and analysis techniques, sampling theory and DSP fundamentals, communication systems, and RF circuit/matching design (for RF test engineers). . Ability to work with common lab equipment such as oscilloscopes, spectrum analyzers, logic analyzers (for mixed signal), network analyzers (for RF), etc. . Experience with ATE's such as Verigy, Teradyne or LTX. . Knowledge of TSK/Accretech, Electroglas or TEL Probers. . Experienced designing Cantilever, Vertical and Membrane probe designs. . Familiarity with PCB Schematic and Layout tools. ie; Mentor, Cadence, PADS . Exposure to NSP and other fine pitch devices a plus . Hands on experience with board debug a plus. . Ability to communicate clearly, organize effectively, and documentation of work. . Previous applicable work experience with a high tech company is a plus. . ADS, Matlab, Q3D, HFSS, AutoCAD, Sigrity or SI Wave
Job Area: Engineering - Hardware Req #: E1808912 Job Title: Hardware Engineer - Corporate R&D Location: California - San Diego Post Date: 4/30/2008 4:15:32 PM Regular/Temp: R # Positions: 1
Education: Bachelor's degree in Electrical Engineering required. Doctorate degree in Electrical Engineering preferred.
Role: Will be supporting the research and development effort of the Wireless Power program helping to drive Power Harvesting architectures that will generate new business opportunities for Qualcomm.
Skills: Twenty plus years experience in the architecting and design of power sub-systems for infrastructure and phone platforms. Well versed in the exploration of Power Harvesting. Must be able to take vague project concept ideas and provide detailed analysis to determine practical solutions.
Job Area: Engineering - Hardware Req #: E1809012 Job Title: Digital FPGA Engineer (Entry-level)- Corporate R&D Location: California - San Diego Post Date: 4/30/2008 10:07:35 AM Regular/Temp: R # Positions: 1
Education: Bachelor's degree in Electrical Engineering required. Master's degree in Electrical Engineering preferred.
Role: QUALCOMM Corp R&D has a mission to advance core CDMA and OFDMA and other advanced wireless communication technologies. Key innovations in CDMA such as 1x EV-DO were conceived and brought to market by corporate R&D. Leading edge research and implementation of new technologies and methods are also a key focus.
This position is for an FPGA engineer. The work includes FPGA development and verification - block design, simulation, and lab verification and debug. The initial assignment may be more heavily weighted toward FPGA simulation and lab testing.
Skills: Entry-level opportunities exist for an exceptional ASIC/FPGA designer who will design and develop complex digital ICs. Requires solid knowledge of circuit design, timing, electrical analysis, and good working knowledge of verilog or VHDL. Design experience in FPGA or IC development within a UNIX environment, perl/shell scripting, and VHDL for simulation and synthesis is preferred. Must have excellent interpersonal and teamwork skills, and proven ability to work effectively in a fast-paced environment. Experience with Vera and lab test equipment are pluses.
Job Area: Engineering - Hardware Req #: G1810252 Job Title: Staff Failure Analysis Engineer/Manager Location: California - San Diego Post Date: 4/22/2008 2:16:07 PM Regular/Temp: R # Positions: 1
Education: BSEE, BSET, or ASEE preferred.
Role: Knowledge of Semiconductor manufacturing process.
Skills: Basic knowledge of Electronic circuits. Knowledge of IC layout navigation software. Knowledge of Semiconductor manufacturing process. Thorough knowledge of physical analysis techniques such as parallel polish, cross-section, and Energy Dispersive X-ray Spectroscopy. Chemical deprocessing, and mechanical sample preparation techniques. Advanced knowledge and experience in operating and maintaining Scanning Electron Microscope equipment. Advanced operating knowledge of Focused Ion Beam systems in order to modify and adjust FIB recipes and processes to be optimized for new process technologies. Install, maintain, upgrade and repair FIB systems and their associated options. Thorough knowledge of Micrion FIB systems, particularly on backside FIB circuit edit tools. Knowledge of Unix and Windows operating systems in addition to C programming language.
Engineering Management experience in a Failure Analysis or Material analysis Lab preferred
Job Area: Engineering - Hardware Req #: G1810755 Job Title: Staff Failure Analysis Engineer/Manager Location: California - San Diego Post Date: 4/28/2008 3:28:48 PM Regular/Temp: R # Positions: 1
Education: BSEE, BSET, or ASEE preferred.
Role: QUALCOMM CDMA Technologies (QCT) is the largest provider of 3G chipset and software technology in the world, with chipsets shipped to more than 50 customers and powering the majority of all 3G devices commercially available. QCT partners with nearly 60 3G network operators around the globe and has the largest CDMA engineering team in the wireless industry. QCT provides complete chipset solutions and integrated applications from the Launchpad suite of advanced technologies. Our integrated solutions offer device manufacturers reduced bill-of-materials costs, time-to-market, and development time. Mobile handsets powered by QCT chipsets can offer more features while maintaining a smaller, sleeker form-factor and benefiting from reduced power demands. QCT values collaboration with its customers and partners and works closely with them to enable their success. We offer a wide range of tools to support the device development process, and develop new technologies based on the needs and demands of the wireless market. Devices for all market segments can now include features enabled by 3G wireless technology, in demand by a growing and increasingly sophisticated wireless community.
Skills: Basic knowledge of Electronic circuits. Knowledge of IC layout navigation software. Knowledge of Semiconductor manufacturing process. Thorough knowledge of physical analysis techniques such as parallel polish, cross-section, and Energy Dispersive X-ray Spectroscopy. Chemical deprocessing, and mechanical sample preparation techniques. Advanced knowledge and experience in operating and maintaining Scanning Electron Microscope equipment. Advanced operating knowledge of Focused Ion Beam systems in order to modify and adjust FIB recipes and processes to be optimized for new process technologies. Install, maintain, upgrade and repair FIB systems and their associated options. Thorough knowledge of Micrion FIB systems, particularly on backside FIB circuit edit tools. Knowledge of Unix and Windows operating systems in addition to C programming language.
Engineering Management experience in a Failure Analysis or Material analysis Lab preferred
Job Area: Engineering - Hardware Req #: G1810825 Job Title: Sr. IC Package R&D Engineer Location: California - San Diego Post Date: 4/29/2008 2:35:13 PM Regular/Temp: R # Positions: 1
Education: Required: Bachelor's, Electrical Engineering and/or Materials Science and/or Mechanical Engineering Preferred: Master's, Electrical Engineering and/or Materials Science and/or Mechanical Engineering
Role: This person will work in the package engineering R&D group focused on bring disruptive package technologies into Qualcomm. Their main duties would include; package technology research, interacting with QCT engineering to facilitate design for R&D projects, working with purchasing to create cost models for new technologies, coordinating with suppliers to drive prototyping and testing, write reports on research and experimental results.
The initial focus of this position will be to support the test and failure analysis part of the Embedded Die Substarte project and help to drive this to technology into production. The person will work with SATs and Substrate suppliers as well as the Qualcomm test and FA team to develop new methodologies for testing and analyzing packages with embedded die.
Skills: This person should have 5-10 years of electrical or mechanical engineering background, preferably in the semiconductor packaging. This person should have experience with package testing and/or failure analysis. This person will be highly self motivated with a strong interest in cutting edge technology. They must also have the ability to interact with a diverse group of people from engineering to production. Must have experience in managing international R&D program. Driving program timeline and milestones.
Must be able to create and give presentations to upper management.
Job Area: Engineering - Hardware Req #: G1649008 Job Title: ASIC Design/Modem Architect Location: California - San Diego Post Date: 3/18/2008 11:26:28 AM Regular/Temp: R # Positions: 1
Education: Required: Bachelor's, Computer Engineering and/or Electrical Engineering Preferred: Master's, Computer Engineering and/or Electrical Engineering or equivalent experience
Role: QUALCOMM CDMA Technologies (QCT) is the largest provider of 3G chipset and software technology in the world, with chipsets shipped to more than 50 customers and powering the majority of all 3G devices commercially available. QCT partners with nearly 60 3G network operators around the globe and has the largest CDMA engineering team in the wireless industry.
Qualcomm CDMA Technologies is looking for several creative engineers (at all levels) to develop next generation wireless modems (CDMA, UMTS, OFDM, GSM, and etc). Responsible for system architecture definition, and/or RTL implementation.
Skills: Solid understanding of Discrete-time Signal Processing and Digital Communications.
Knowledge of ASIC design including architecture and/or RTL design.
Job Area: Engineering - Hardware Req #: E1791952 Job Title: Senior RF Engineer Location: California - San Diego Post Date: 4/10/2008 4:02:38 PM Regular/Temp: R # Positions: 1
Education: Bachelor's degree in Electrical Engineering required.
Role: Working with The Office of the Chief Scientists of Qualcomm to research and develop innovative wireless devices with the latest QUALCOMM MSMs (Mobile Station Modems), RadioOne RFICs, MFLO ICs and Power Management ICs for smart phones and multimedia handsets. Provide radio design including RF system analysis, link budget, RX/TX architecture, filter requirements/design, detailed hardware design, PCB layout supervision, and component selection. Applicant can expect to support a range of project requirements, R&D programs, and work in a multi-discipline environment.
Skills: Experience in the design, development, and testing of cellular phones using QUALCOMM chipsets is required. Candidates should also understand the design of LNAs, receivers, transmitters, power amplifiers, power control loops, and PCB layout for consumer wireless systems up to 3GHz. Knowledge of the physical layer of CDMA, wireless LAN/WAN, GPS, and Bluetooth desired. Understanding of digital communications and interfacing with digital hardware desired. Must have good verbal and written communication skills.
Job Area: Engineering - Hardware Req #: G1792212 Job Title: SOC Architect Location: California - San Diego Post Date: 4/7/2008 1:30:29 PM Regular/Temp: R # Positions: 1
Education: BSEE required, MSEE preferred
Role: The SOC architecture group consists of a multi-disciplinary group involved in early product specification and analysis effort. The successful candidate will play a key role in driving many of the early architectural decisions related to a product family.
In addition, the candidate will be exploring tools and methodologies to identify new opportunities and frameworks for architectural exploration throughout the life cycle of a product. Close collaboration with the Systems, Software and ASIC development groups to understand and assess requirements and come up with models and techniques. Continue throughout the product cycle to monitor and validate system models and calibrate them.
Qualifying candidates will participate and lead tool, process and methodology related evaluations, analyze results and make recommendations to the various development groups. The candidate has to be hands on, detail oriented and technology savvy, to recognize synergies between different systems and methodologies. This is a high level, high exposure position, having a direct impact on early product planning phase, through performance and cost analysis.
Skills: A minimum of 10 years of experience in systems, software of ASIC design and development, with a proven track record of multiple tape outs. Strong working knowledge of modeling tools and techniques. Strong working knowledge of architecture tradeoff analysis and modeling tools, commercial and in-house (C/C++, systemC, MATLAB). Strong exposure to micro-architecture analysis and implementation. Strong exposure to bus performance analysis and design tradeoffs. Exposure to SW development practices. Exposure to HDL development flows and processes. Exposure to HW acceleration and emulation platforms. Exposure to algorithm analysis, evaluation and development techniques. Familiarity with architecture tradeoff analysis and modeling tools, commercial and in-house (C/C++, systemC, MATLAB). Familiarity with ESL tools and flows. Familiarity with Best of Class industry wide practices. Exposure to various architectures (telecom and multi-media), bus protocols (AMBA, CoreConnect, OCP) Familiarity with scripting languages: perl, tcl, shell, etc. Familiarity with code generation tools: yacc, bison, etc
Job Area: Engineering - Hardware Req #: G1793652 Job Title: Analog Behavioral Modeling Engineer Location: California - San Diego Post Date: 4/1/2008 10:22:26 PM Regular/Temp: R # Positions: 2
Education: BSEE or equivalent degree required, MSEE or equivalent degree preferred.
$
Role: Analog behavioral models (ABM) are developed to support functional verification during the design cycle as well as the development of manufacturing production tests. The models developed during the inception of the design are used as an executable specification by RF and Analog designers to identify design issues. Subsequent uses of the models provide a means to exercise the digital to analog interfaces in simulation, to verify proper functionality and the generation of robust manufacturing tests.
Team's responsibility covers the following areas: . Modeling Specification - Review design specifications and interview design and simulation engineers to determine the requirements of the behavioral model. Document requirements and unsupported features and communicate findings. . Model Development - Generate and verify ABM's; DAC, ADC, PLL, mixers, amplifiers, voltage regulators and RX/TX paths. . Model Integration - Work with design and simulation engineers to deliver and debug top-level simulation environments.
This team coordinates the successful development and deployment of the models which includes capturing the requirements, generation, verification, application and monitoring changes. This requires working with engineers across multiple departments and clear communication in meetings and presentations.
Skills: . Knowledge and experience of ABM development and its application . Strong knowledge of test bench development, excellent simulation and debug skills, and working knowledge of mixed-signal/RF testing. . Experience with Modelsim, NC-Verilog, VCS or similar digital logic simulators. . Experience with VHDL, Verilog, C, System Verilog . Experience with Verilog-A, Verilog-AMS . Experience with Cadence-AMS or Synopsys Discovery AMS mixed-signal simulators. . Ability to communicate clearly, organizes effectively, and document work thoroughly a plus.
Job Area: Engineering - Hardware Req #: G1794612 Job Title: Emulation/FPGA Engineer Location: California - San Diego Post Date: 4/21/2008 2:14:08 PM Regular/Temp: R # Positions: 1
Education: Bachelor's Degree in Electrical Engineering required, Master's Degree in Electrical Engineering preferred.
Role: QUALCOMM CDMA Technologies (QCT) is the largest provider of 3G chipset and software technology in the world, with chipsets shipped to more than 50 customers and powering the majority of all 3G devices commercially available. QCT partners with nearly 60 3G network operators around the globe and has the largest CDMA engineering team in the wireless industry.
As part of the Emulation Team, you will: Port ASIC RTL code to FPGA environment. Work on the synthesis and Place And Route (PAR) the RTL code to custom / off the shelf emulation platforms. Write various constrain files and perform speed optimization Work in the lab to debug FPGA builds and perform bring up tasks Collaborate with ASIC hardware designers to resolve RTL issues Work with software, AST, and VI (Verification / integration) team in resolving VI / FPGA issues Work on the Partition of the ASIC RTL code across the custom emulation hardware platforms Create emulation plans for various MSM projects. Design new custom emulation hardware platforms. Contribute to the board design activities. Lead emulation activities for MSM projects and collect requirements from various customers of the emulation activities. Work on various emulation specific design activities.
Skills: Minimum experience of 2 full years working closely with large FPGAs. Requires a strong digital foundation in design (VHDL), simulation, synthesis (DC), place/route, integration, and debug. Qualifying candidates should be able to quickly assimilate and refine existing designs; apply test equipment and problem solving skills in the lab; maintain designs under revision control; and actively contribute toward the validation of QCT ASICs using FPGA emulators. Must be a self-starter and team player with a solid understanding of electrical engineering fundamentals. High-speed digital board design and/or knowledge of chip verification very desirable. Mobile phone, Microprocessor, ASIC, or gate array experience beneficial.
Job Area: Engineering - Hardware Req #: G1717596 Job Title: Verification/Integration Engineer Location: California - San Diego Post Date: 4/30/2008 11:36:57 AM Regular/Temp: R # Positions: 2
Education: Bachelor's Degree in Electrical Engineering; Master's Degree in Electrical Engineering or PhD preferred.
Role: QUALCOMM CDMA Technologies (QCT) is the largest provider of 3G chipset and software technology in the world, with chipsets shipped to more than 50 customers and powering the majority of all 3G devices commercially available. QCT partners with nearly 60 3G network operators around the globe and has the largest CDMA engineering team in the wireless industry.
QCT provides complete chipset solutions and integrated applications from the Launchpad suite of advanced technologies. Our integrated solutions offer device manufacturers reduced bill-of-materials costs, time-to-market, and development time. Mobile handsets powered by QCT chipsets can offer more features while maintaining a smaller, sleeker form-factor and benefiting from reduced power demands.
QCT values collaboration with its customers and partners and works closely with them to enable their success. We offer a wide range of tools to support the device development process, and develop new technologies based on the needs and demands of the wireless market. Devices for all market segments can now include features enabled by 3G wireless technology, in demand by a growing and increasingly sophisticated wireless community.
Design, Code and Test real-time embedded software to perform verification tasks for IS-95, GSM, HDR, and WCDMA MSM chip-sets in a phone target platform. The tasks include developing software to perform device level and system level verification and validation.
Skills: Strong background in real-time embedded software development. Have working knowledge of real-time operating system. Efficient in C programming. Knowledge of any wireless standard (IS-95, GSM, HDR, and WCDMA) Physical layers processing and call processing is a plus. Strong background in system integration and troubleshooting skills. Real-time embedded C programming and a good understanding of IS-95 system. Microprocessor design/debug experience (low-level) - capable of performing timing analysis, designing hardware for experiments, etc. Diagnostic equipment familiarity: ICE, Logic Analyzer,... Familiarity with VLSI design and design-flow & VHDL. Familiarity with board-level layout Experience on PC and UNIX platforms High initiative - we are often doing things not done previously. Hands-on lab debugging & troubleshooting skills
Job Area: Engineering - Hardware Req #: G1670810 Job Title: Bench Test Engineer - Mixed Signal Location: California - San Diego Post Date: 2/13/2008 2:36:05 PM Regular/Temp: R # Positions: 1
Education: Required: Bachelor's, Electrical Engineering Preferred: Master's, Electrical Engineering
Role: Entry level Engineer to all levels of Sr Engineer(ie. Sr, Staff, Sr Staff, Principal)
QUALCOMM CDMA Technologies (QCT) is the world leader in supplying integrated circuit solutions for cellular wireless standards and is the number one fabless semiconductor company in the world. The key to QCT's success is the ability to deliver to our customers complete optimized wireless platforms incorporating protocol, hardware, software and support, with high quality, on schedule. The RF/Analog organization within QCT develops all RF, mixed-signal, and analog ICs for these complete wireless platforms.
In order to drive our next phase of growth in cellular, wireless peripherals and 4G, we are expanding our RF/Analog Product Development and Test Engineering group.
The RF/Analog Product Development and Test Engineering group develops test solutions for design verification of highly integrated RF receivers/transmitters/transceivers, power management, analog and mixed signal ASICs designed by QCT. This group has an opening for a Mixed Signal Bench Test Engineer position. Job responsibilities for this position include design and debug of test interface hardware, test methodology implementation, test equipment automation, and device verification/characterization.
Skills: Understanding of electrical engineering concepts and circuit solving skills Working knowledge of ADC, DAC, and general communication measurements (ie INL, DNL, Gain and Offset Error, SFDR, THD+N, ICN, etc) Able to work with common test equipment (oscilloscope, spectrum analyzer, time interval analyzer, logic analyzer, network analyzer, etc) Capable of understanding and modifying LabVIEW test software Knowledge in mixed-signal or analog PCB design including CAD interface Test board design, debug, and development Ability to communicate clearly, organize effectively and document work thoroughly Familiarity with cellular standards such as CDMA2000, 1X-EVDO, WCDMA, UMTS, GSM/GPRS/EDGE, or wireless peripheral standards such as 802.11x WLAN or other OFDM-based systems, GPS, and Bluetooth is desirable.
Job Area: Engineering - Hardware Req #: G1729069 Job Title: Probe Card Development Engineer (All levels) Location: California - San Diego Post Date: 1/15/2008 9:33:15 AM Regular/Temp: R # Positions: 1
Education: Required: Bachelor's, Electrical Engineering Preferred: Master's, Electrical Engineering
Coursework to include: Digital and Analog circuit design RF fundamentals DSP fundamentals C and/or Visual Basic programming Engineering Labs Semiconductor Physics
Role: QUALCOMM CDMA Technologies (QCT) is the largest provider of 3G chipset and software technology in the world, with chipsets shipped to more than 50 customers and powering the majority of all 3G devices commercially available. QCT partners with nearly 60 3G network operators around the globe and has the largest CDMA engineering team in the wireless industry.
QCT provides complete chipset solutions and integrated applications from the Launchpad suite of advanced technologies. Our integrated solutions offer device manufacturers reduced bill-of-materials costs, time-to-market, and development time. Mobile handsets powered by QCT chipsets can offer more features while maintaining a smaller, sleeker form-factor and benefiting from reduced power demands.
QCT values collaboration with its customers and partners and works closely with them to enable their success. We offer a wide range of tools to support the device development process, and develop new technologies based on the needs and demands of the wireless market. Devices for all market segments can now include features enabled by 3G wireless technology, in demand by a growing and increasingly sophisticated wireless community.
The RF/Analog IC Product Development group has an opening for a Probe Design Engineer. This group develops test solutions for design verification and high volume production testing of Zero-IF (ZIF) RF receivers/transmitters/transceivers, baseband mixed-signal receivers, audio devices, and power management ASICs.
Skills: . Understanding of electrical engineering concepts, digital and analog circuit design and analysis techniques, sampling theory and DSP fundamentals, C, LabView and/or Visual Basic programming, communication systems, and RF circuit/matching design (for RF test engineers). . Ability to work with common lab equipment such as oscilloscopes, spectrum analyzers, logic analyzers (for mixed signal), network analyzers (for RF), etc. . Experience with ATE's such as Verigy, Teradyne or LTX. . Knowledge of TSK/Accretech, Electroglas or TEL Probers. . Experienced designing Cantilever, Vertical and Membrane probe designs. . Familiarity with PCB Schematic and Layout tools. ie; Mentor, Cadence, PADS . Hands on experience with board debug a plus. . Ability to communicate clearly, organize effectively, and documentation of work. . Previous applicable work experience with a high tech company is a plus. . ADS, Matlab, Q3D, HFSS, AutoCAD . Sigrity or SI Wave
Job Area: Engineering - Hardware Req #: G1729930 Job Title: Engineer - Standard Cell Characterization / Modeling Location: California - San Diego Post Date: 4/15/2008 9:27:24 AM Regular/Temp: R # Positions: 1
Education: BS in Electrical Engineering required. MS in Ellectrical Engineering or Computer Science preferred.
$
Role: QUALCOMM CDMA Technologies (QCT) is the largest provider of 3G chipset and software technology in the world, with chipsets shipped to more than 50 customers and powering the majority of all 3G devices commercially available. QCT partners with nearly 60 3G network operators around the globe and has the largest CDMA engineering team in the wireless industry.
QCT provides complete chipset solutions and integrated applications from the Launchpad suite of advanced technologies. Our integrated solutions offer device manufacturers reduced bill-of-materials costs, time-to-market, and development time. Mobile handsets powered by QCT chipsets can offer more features while maintaining a smaller, sleeker form-factor and benefiting from reduced power demands.
QCT values collaboration with its customers and partners and works closely with them to enable their success. We offer a wide range of tools to support the device development process, and develop new technologies based on the needs and demands of the wireless market. Devices for all market segments can now include features enabled by 3G wireless technology, in demand by a growing and increasingly sophisticated wireless community.
Standard cell timing characterization and front end modeling/verification Build standard cell timing models using the internal cell characterization flow Validate the timing models using a STA versus HSPICE verification flow Build front end models (verilog, vhdl) for the standard cell library Validate the front end models using functional and formal verification
Skills: Design compiler and/or synthesis tool experience Library compiler experience 5-10 years of Standard Cell Characterization/Modeling Transistor level circuit design knowledge Digital logic design knowledge Functional and Formal Verification Knowledge Experience running Hspice simulation Schematic entry experience Automation and scripting skills Timing Back annotation knowledge Verilog or VHDL experience
Job Area: Engineering - Hardware Req #: G1732909 Job Title: Engineer - Board Level Digital Hardware Design (Multiple Positions) Location: California - San Diego Post Date: 3/25/2008 12:57:16 PM Regular/Temp: R # Positions: 5
Education: Required: Bachelor's, Electrical Engineering Preferred: Master's, Electrical Engineering or equivalent experience
$
Role: Develop CDMA phones with the latest QUALCOMM MSMs (Mobile Station Modems), RadioOne RF ICs, and power management devices for smart phone and multimedia applications. Design, analyze, integrate, verify, and maintain digital hardware and circuit card assemblies. You will design platforms that include ultra high performance ARM processor, integrated 3D graphics, streaming video, digital signal processing, ultra-low power consumption, CD quality audio, USB OTG, Bluetooth, GPS, and 802.11.
Responsibilities include board-level digital, power, analog design, analysis, and test. Design and simulate state of the art high density PWB/PCBs. Must be able to quickly assimilate and refine existing phone hardware designs; apply integration and problem solving skills in the lab; read and write specifications and requirements, work closely with software and RF engineers, and actively contribute toward the evolution of our products.
Skills: Multiple positions offered at various levels. Seeking 3-12 years experience. Ideal candidate should have experience in consumer electronics, wireless, or low power design.
Solid understanding of electrical engineering and circuit fundamentals. Strong knowledge of both digital and analog design. Baseband hardware and circuit card design, including digital, analog, and audio. Strong lab skills a plus. Knowledge of transmission lines, cross talk, efficient low-power supply design, decoupling, and layout of high performance digital circuits. FPGA and CPLD design experience. Familiarity with modems, DSPs, microprocessors, memories, LCD's, batteries, voltage regulators, camera sensors, and other consumer electronics hardware. Embedded programming skills. Excellent interpersonal and teamwork skills. Outstanding communications skills, oral and written. Project leadership. Assertive go-getter who gets things done.
Job Area: Engineering - Hardware Req #: G1682469 Job Title: Foundry Engineer Location: California - San Diego Post Date: 4/22/2008 10:59:06 AM Regular/Temp: R # Positions: 1
Education: Bachelor's Degree in Electrical Engineering & advanced degree preferred
Role: QUALCOMM CDMA Technologies (QCT) is the largest provider of 3G chipset and software technology in the world, with chipsets shipped to more than 50 customers and powering the majority of all 3G devices commercially available. QCT partners with nearly 60 3G network operators around the globe and has the largest CDMA engineering team in the wireless industry.
QCT provides complete chipset solutions and integrated applications from the Launchpad? suite of advanced technologies. Our integrated solutions offer device manufacturers reduced bill-of-materials costs, time-to-market, and development time. Mobile handsets powered by QCT chipsets can offer more features while maintaining a smaller, sleeker form-factor and benefiting from reduced power demands.
QCT values collaboration with its customers and partners and works closely with them to enable their success. We offer a wide range of tools to support the device development process, and develop new technologies based on the needs and demands of the wireless market. Devices for all market segments can now include features enabled by 3G wireless technology, in demand by a growing and increasingly sophisticated wireless community.
Senior level position to drive foundry and process related issues for current and next generation technologies. Position may be defined as working with one or more foundries on development technologies and/or production technologies. Work with QCT teams (Design, SOC, PTE) to identify support required from foundry. Identify design enablement & schedules needed to support product roadmap. Provide primary interface to foundry to communicate QCT requirements. Co-ordinate day-to-day, near term and longer term technical projects between QCT and foundry for timely closure. Co-ordinate as-needed, weekly and periodic technical meetings with foundry. Co-ordinate release of test chips and products with hand-off requirements identified and completed with foundry. Resolve on-going device related issues for yield, reliability, performance, delivery with foundry in co-ordination with PTE team. Engage with foundry in support of advanced technology development for future technologies for QCT roadmap. Position will require fairly frequent travel domestically & oversees
Skills: 6+ years of semiconductor industry experience with a minimum of 3 years working directly with foundries such as TSMC, IBM.
?Thorough understanding of device physics, reliability concepts and CMOS wafer processing at deep submicron nodes.
?In depth understanding of ASIC design flow & methods including design & verification tools.
?Knowledge of circuit design techniques for ASIC libraries, memories, i/o etc.
?In depth knowledge of ASIC supply chain including wafer supply, mask making, wafer prep, test & packaging functions
?Excellent communications skills verbal & written A plus to have 2nd language (Korean) skills w/ Asian suppliers
Job Area: Engineering - Hardware Req #: G1682748 Job Title: RFIC Design Engineer (All Levels)- San Diego Location: California - San Diego Post Date: 4/9/2008 3:47:02 PM Regular/Temp: R # Positions: 3
Education: - MS Electrical Engineering required with course work and/or industry experience in designing RF/Analog circuits ideally for communication systems.
- PhD degree in Electrical Engineering preferred with industry-related research experience a plus
$
Role: QUALCOMM is the world's leading developer of next-generation wireless communications. By innovating new wireless products and services, executing on our technology roadmaps and collaborating with our partners, we are enabling growth throughout the entire industry. Become a part of the world's wireless innovations and join QUALCOMM. The RF/Analog IC Design Team is dedicated to providing all RF, mixed-signal, and analog circuitry for complete system solutions. It's an exciting industry.
Design and develop the next generation of highly integrated RF integrated circuits at the world's largest fabless semiconductor company. As a Design Engineer, you will play a significant role in designing RFIC solutions for rapidly expanding markets in Wireless Connectivity (BT, UWB), Consumer Electronics, 3G and 4G Cellular. Be a part of a team that literally changes the world.
Skills: - In-depth understanding of RF systems, IC design tools and simulators, and IC layout design, techniques, and verification methodologies - Expertise in RF/Analog circuit design, RFCMOS is a plus - Experience with front-end LNA and Mixers, TX modulators and driver amplifiers, PLL design, Data Converters, Continuous Time Filters, or Power Management - Knowledge of CDMA2000, 1X-EVDO, WCDMA, UMTS, and GSM/GPRS/EDGE chipsets is a plus
- Must be a passionate self-starter where flexibility in work assignments and results oriented technical project leadership are crucial.
Job Area: Engineering - Hardware Req #: G1609328 Job Title: Multimedia ASIC Designer - All levels Location: California - San Diego Post Date: 4/8/2008 3:16:16 PM Regular/Temp: R # Positions: 1
Education: BS/MSEE with 5+ years of related experience.
Role: Position will be responsible for the design, verification and implementation of hardware blocks in the area of 3D and 2D graphics, video compression/decompression, TV and LCD display, audio and cameras. Past experience designing blocks in these areas is a big plus.
Skills: The candidate should have previous experience in designing cores and ASICs for production. This experience should include knowledge of VHDL or Verilog, Synopsys tools, static timing analysis, formal verification, low power design, test plan development, coverage-based design verification, and/or design-for-test (DFT). Specific experience in the design and verification of multimedia-related blocks is desirable. Knowledge of digital signal processing and/or computer arithmetic, as well as past experience with CPU/DSP architectures also desired.
Job Area: Engineering - Hardware Req #: G1609329 Job Title: ASIC - Digital Design Engineers - All Levels Location: California - San Diego Post Date: 2/14/2008 8:47:54 AM Regular/Temp: R # Positions: 1
Education: Master's Degree in Electrical Engineering preferred
Role: QUALCOMM CDMA Technologies (QCT) is the largest provider of 3G chipset and software technology in the world, with chipsets shipped to more than 50 customers and powering the majority of all 3G devices commercially available. QCT partners with nearly 60 3G network operators around the globe and has the largest CDMA engineering team in the wireless industry.
The MSM and CSM design group in QCT is seeking experienced Digital Design Engineers for its San Diego site. The work will expose the designer to a large number of wireless standards, including: 1x CDMA, UMTS, GSM, GPRS, EDGE, 802.11, BT, OFDM, UWB, and others. Additionally, many of our products integrate exciting multi media features, such as H.263, H.264, MPEG, 2D/3D graphics, TV encoding technologies, and digital camera technologies. Low power micro-architecture design techniques are key design point features of these chips. Elegance and efficient verification are valued design techniques. High quality and low cost are all key design points for our products. Leading edge process technologies such as 65nm and 45nm are in design with 65nm products already in production.
Skills: Knowledge of ASIC design including architecture, verification of integrated system, RTL design, synthesis, and timing closure. Specific experience with DC/PC, Vera, LINT, PTSI, and VHDL are all pluses. Experience with complex SOC integrations, including advanced verification techniques are a must. Design experience and background in low power, high volume applications are desired.
Job Area: Engineering - Hardware Req #: G1799312 Job Title: Layout Parasitic Extraction Engineer Location: California - San Diego Post Date: 4/21/2008 12:23:17 PM Regular/Temp: R # Positions: 1
Education: Requires MSEE and 5 years experience or higher degree
Role: Develop and support solutions for parasitic extraction of VLSI designs for timing, power-grid and signal integrity analysis. In this role you will support extraction |
