This job listing has expired and the position may no longer be open for hire.

Senior IC Design Verification at Maxim Integrated

Posted in Other 30+ days ago.

This job brought to you by America's Job Exchange

Type: Full Time
Location: San Jose, California

Job Description:

Minimum Degree Required
Bachelor's Degree

Career Level
Non-Manager - Experienced (5+ years exp)

Job Description
Maxim Integrated is a highly successful, $2.31 billion company. With offices and manufacturing sites around the world, we design award-winning semiconductors that make the world more integrated. We also know that it s our people who make us a great company. So we reward bold thinking, teamwork, personal growth, and community involvement. Want to make a difference and be challenged every day* Join us at Maxim Integrated. With analog integration, the possibilities are endless.

* Architect a re-usable and scalable verification environment

* Expert in all aspects of UVM based verification methodology

* Experience with creating a detailed verification plan

* Highly knowledgeable in coverage extraction, creation and implementation

* Experience in developing the verification VIP using UVM methodology

* Expert in using object-oriented programming techniques to develop reference models using system Verilog

* Experience with assertion-based methodologies

* Apply verification methodology to create re-useable verification IP

* Regression management and verification closure reporting

* Collaborative and good communications skills

* Excellent debugging and problem-solving skills

* Ability to work under pressure

* Experience in developing verification environment using Verilog

Minimum Qualifications
Education Details:

* BS In Electrical/Computer Engineering or Master degree preferred

* 5+ years experience with 3+ years of Experience in a digital verification role

Maxim is an equal opportunity employer and gives consideration for employment to qualified applicants without regard to race, color, religion, sex, national origin, disability or protected veteran status.

Preferred Qualifications

* Knowledge of mixed signal verification methodology

* Quickly identify verification holes using tools and methods

* Knowledge of I2C, SPI, UART, PMBUS and other standard bus protocols for mixed signal designs

* Innovative and always looking to improve verification methodology

* Automation of verification environment

* Basic knowledge of running/creating AMS test benches environment, review schematics and create analog/Mixed Signal coverage

* Perl or Python scripting language skills

* Firmware and FPGA/board level verification & testing

Relocation Assistance Available

Visa Sponsorship Available